Backside Power Delivery Gears Up For 2nm Devices
- Date : 2024-02-26
- Source：Semiconductor Engineering
- Views ：60
But this novel approach to optimizing logic performance depends on advancing lithography, etching, polishing, and bonding processes.
The top three foundries plan to implement backside power delivery as soon as the 2nm node, setting the stage for faster and more efficient switching in chips, reduced routing congestion, and lower noise across multiple metal layers.
For more details, please follow the link below：【Backside Power Delivery Gears Up For 2nm Devices】